ISSCC 2006 / SESSION 12 / NYQUIST ADCs / 12 .
نویسندگان
چکیده
Micro-sensor nodes are highly energy-constrained and have timevarying performance demands. Accordingly, in this work an ultralow-power energy-scalable ADC is presented. The SAR architecture is well suited to environment monitoring. Recent micropower implementations have been limited to low resolutions (8 bits) [1]. The circuit and architecture enhancements presented in this paper efficiently increase precision to 12 bits.
منابع مشابه
Isscc 2017 / Session 16 / Gigahertz Data Converters / 16 . 4
Wireless communication systems and Ethernet networks call for moderateresolution GS/s energy-efficient ADCs. While previous work [1] shows that the multi-bit per cycle SAR ADC can achieve low power due to various hardware reduction techniques, there are still a few limitations that restrain this architecture. First, the pre-charge slows down the logic and the DAC settling, especially during the...
متن کاملA 50MS/s 9.9mW pipelined ADC with 58dB SNDR in 0.18µm CMOS using capacitive charge-pumps
In the interest of extending battery life in mobile systems that use pipelined ADCs, several power-efficient pipelined ADCs have recently been proposed. The most promising topologies reported thus far are those that substitute the opamp, which is the largest consumer of power in pipelined ADCs, with alternative and more power-efficient circuits. However, opamp-less pipelined ADCs thus far eithe...
متن کاملISSCC 2009 / SESSION 4 / HIGH - SPEED DATA CONVERTERS / 4 . 4 4 . 4 A 5 b 800 MS / s 2 mW Asynchronous Binary - Search ADC in 65 nm CMOS
Digital wireless communication applications such as UWB and WPAN necessitate low-power high-speed ADCs to convert RF/IF signals into digital form for subsequent baseband processing. Considering latency and conversion speed, flash ADCs are often the most preferred option. Generally, flash ADCs suffer from high power consumption and large area overhead. On the contrary, SAR ADCs have low power di...
متن کاملIsscc 93 / Session 4 / Data Comversion / Paper Wp 4.2 Wp 4.2: a 15b 1mds Digitally Self-calibrated Pipeline Adc'
Unlike analog calibration, digital calibration alone does not correct or create analog decision levels. Therefore, the uncalibrated ADC must provide decision levels spaced no greater than lLSB at the intended resolution. In lb/stage pipeline ADCs with nominal gain of 2, missing decision levels result when the input of any stage exceeds full scale due to capacitor mismatch, capacitor non-lineari...
متن کاملISSCC 2007 / SESSION 12 / GIGABIT CDRs AND EQUALIZERS / 12 . 5 12 . 5 A 7 Gb / s 9 . 3 mW 2 - Tap Current - Integrating DFE Receiver
A DFE often consumes a large portion of the receiver power budget due to the fast settling time needed at the DFE summing node where ISI cancellation occurs. In a typical analog current summer (Fig. 12.5.1, top), a dominant RC time-constant is formed by the load resistance and wiring and parasitic capacitances from the input stage, feedback taps, and slicer. The time constant for settling can b...
متن کامل